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INTRODUCTION
This report describes the Work done under Contract No. JPL-952309 to
design and develop a multi-chip transistor assembly capable of meeting
the requirements defined in JPL Engineering Note No. 342-015. These
requirements include a very low saturation voltage, namely, VCE(sat) S
0.1 V at 75 A collector current with a base current of 5 A. The
principle efforts were on mechanical design and matching of chips.
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I. MECHANICAL DESIGN
A. DESIGN CONCEPTS
At least four prime factors were considered in the design of the dual
transistor assembly. They are hermeticity, electrical resistance,
thermal impedance and replaceability of chips.
Reasonable solutions for each of these problems are realized in an
assembly of two individually encapsulated chips. The individual encap-
sulation is a disc-shaped package with the emitter connected to one
-ide and the collector to the opposite side. The Westinghouse trademark
for a similar thyristor package is "Paw-R-Disc" so this term will be
used when referring to the package. The use of two Pow-k-Discs pro-
vides hermiticity while retaining replaceability of chips for matching
or in case of a failure.
Both electrical resistance and thermal impedance are low due to short
resistance paths. External contact surfaces are plated to reduce
resistance at the interfaces. Since both units are mounted to the same
heat sink, their temperature will be in equilibrium. Emitter ballast-
ing resistors have not been incorporated since the purpose of such
resistors is to prevent "current hogging" and subsequent burn out of
the devices. Since in the dual transistor assembly each unit is
individually capable of carrying the rated current, ballast resistors
are not necessary and would undesirably increase VCE(sat)• Current
sharing is insured by selection of matched chips.
B. CONSTRUCTION DETAILS
The Pow-R-Disc encapsulation is shm n in Figures 1 and 2. The Pow-R-Disc
uses the compression bond encapsulation (CBE,) concept for contacting the
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(1) Emitter Seal (6) Base Lead
(2) Collector Seal (7) Teflon Emitter. 	 Base Contact
(3) Weld Flange (8) Transistor Fusion
(4) Emitter Contact Pad (9) Teflon Locator
(5) Emitter Base Pressure Contact
'%DSK-A-335615
Figure 1, Cross-Sectional Sketch of Transistor
Pow-R-Disc
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collector, base, ank. emitter of the basic transistor fusion. This
package differs from the stud mounted package utilized on Contracts
JPL-951303 and JPL-952043 in several aspects. First, force must be
applied externally to a Pow-R-Disc in order to assure good contact,
while a transistor fusion in the stud mounted package is compressed
by internal springing. Secondly, the emitter and collector contact
faces of a Pow-R-Disc are identical and, therefore, interchangeable.
This allows mounting of the transistors with the emitters directly
in contact with a grounded heat sink if desired. Finally the narrow
profile offers advantages in electrical resistance, thermal resis-
tance, and in lead wire inductance.
The internal details are as follows (refer to Figure 1). The encap-
sulation consists of an emitter seal (1) and a collector seal (2) .
Within the encapsulation, the transistor fusion (8) is seated on the
silver membrane of the collector seal-. The silver membrane is ductile
and conforms to the collector side of the transistor fusion. In the
stud mounted package, an additional silver foil must be included for
this purpose. Contact to the emitter and base regions of the transis-
tor fusion is made with a silver-Teflon emitter-base contact assembly
(7). The base lead (6) is insulated, passes through a pressure
contact (5) and m akec contact to the weld flange (3) of the emitter
seal. The pressure on the emitter portion of the silver-Teflon contact
assembly completes the contact through the silver membrane of the
emitter seal to the em*i.tter contact pad (4) . The assembly of two
parallel devices is shoirn in Figures 3 and 4„ The heat sink (9) is
manufactured by Astrodyno, Inc., and is their extrusion Type 2506.
This heat sink i5 designei for natural convection and was chosen
because of its large surface area and low thermal resistance. It should
be noted that the remainder of the assembly parts can be used on any
flat surface. The heat sink is included to facilitate testing and rat-
i ng.
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Figure 3. Drawing of I'lual Transis t or Assembly
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Figure 4. Dual Transistor Assembly
The top portion of the asb,-mbly consists of a collector contact bar
(5). This bar serves several purposes. The first is that it provides
a low resistance electrical contact to the collector of the Pow-R-Discs.
Since the thermal conductivity of the copper is about twi-e that of the
aluminum heat sink, it will serve to dissipate the heat from the devices
to the heat sink much faster and over a much larger area than if the
devices were mounted directly on the heat sink. The Pow-R-Discs (1) are
located on the collector contact bar (5), and an emitter contact bar (2)
is locateu on the emitter contact area of the flat package. The top
compression bar (4) is located and held in position over the emitter
contact bar by two dowel pins (3). The dowel pins fit in a milled
groove on both the emitter and top bars. The dowel pins also prevent
misalignment of the flat package due to thickness variations and will
serve to apply the required force to the center of the flat packages.
Alignment of the assembly is accomplished by the compression boll- (15)
and insulator (13). The bolt along with the compression nut (16) and
Belleville springs (14) maintain the required force on the Pow-R-Discs.
In order to provide additional support to the heat sink, a support
plate (1) is located next to the heat sink. Insulation of the emitter
from the collector is accomplished by the insulator (13) and mica
washers (11). P. compression washer (12) provides protection for the
mica from the Belleville springs. The compression nut is specially
designed to provide alignment for the Belleville springs.
The force required to provide low thermal and electrical resistance i-s
about 2000 lb. This means that each disc is supporting about 1000 lb.,
which is the same as is employed in the stud package.
C. ASSEM3LY TECHNIQUES
1. Pow-R-Discs
The parts of the Pow-R-Disc are assembled as -.hcwn in Figure 1, then
the two seals are joined by a precision heliarc u eld. This type of
weld provides good hermeticity and can be accomplished with little
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danger of misaligning the two seals. Resistance welding was tried
initially, but the closing of the electrodes would frequently shift the
seals, causing a misalignment of the silv?r-Teflon emitter contact with
respect to the transistor fusion resulting in an emitter-base short.
The silver- Teflon contact was changed during the course of the contract.
The contact was initially made by wrapping silver foil. ov,r the edges of
a Teflon disc by hand. Dimensions are difficult to control with this
type of part and only a partial contact is made to the emitter. Tech-
niques for plating Teflon are now available, so contacts were secured
having a plating of silver over a 30-mil thick Teflon disc.. Trese part
warped badly; and when subjected to heat and pressure, the flow of the
Teflon was sufficient to rupture the plating over the edge of the disc
Thinner discs (10-mil Teflon) were obtained from the supplier and were
found to be satisfactory.
2. Dual Chip Assembly
Assembly of the Pow-R-Discs and associated parts is straightforward.
Initially the assemblies were compressed in a laboratory press with a
force of 2000 pounds and the nut tightened to maintain the force. It
Was found that tightening the nut to a torque of 350 inch pounds provides
the required force without the use of the press.
11
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II. PROCESSING
The transistor chips vere fabricated by the single diffused process
similar to that developed on Contract No. JPL-951303. Efforts to fabri-
ca!:e epitaxial base transistors were largely unsuccessful due to the
types of problems encountered on Contract No. JPL-952043.
Two) significant improvements were made in the single diffused process.
Fi-ret, gas flows in the diffusion furnace were modified such th^t good
emitter-base characteristics were obtained without etching the emitter-
base junction. An additional photom asking step was introduced to open
contact windows in the oxide, thus leaving the emitter-base junction
protected at all times. The most significant advantage of this process
change is that VBE(sat) is nearly constant from one unit to the next
since none of the P+ silicon is etched away. This is essential if two
paralleled transistors are to share current equally. The V BE character-
istics on the assemblies made for this contract were found to be so
neatly identical that the addition of precision resisters in the base
circuits provided no improvement in performance at rokxn temperature.
The second improvement was in the moly mounting process. Reduction of
the ohmic solder thickness from 2 mils + 0.2 to 1.3 mils + 0.2 greatly
improved the yield on collector-base voltage. The reason ie react' 1y
apparent from Figure 5. The thinner solder greatly decreases the alloy-
ing depth, thLe reducing the danger of alloying through the collector-base
Junction.
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Emitter
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Collector
Regrown Region
__.. _.	 ^^'• Ohmic Solder
Figure 5A. Cross Section of Transistor Mounted to Moly With
2-mil Ohmic Solder (200X Magnification)
Emitter
aw olowAsom Base
ravmmwm •• Collector
Regrawn Region
Ohmic Solder
Moly
Figure 5B. Cross Section of Transistor Mounted to Moly With
1.3 -mil Ohmic Solder (200X Magnification)
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M. TEST RESULTS
Two assemblies were tested according to the transistor test procedures
written under Contract No. JPL-952043. The results of these tests are
presented in tabular form in Tableb 1 through 6 and graphically in
Figures 6 through 16. Switching measurements were done at room tempera-
ture only because the lead lengths necessary to connect between the
switching tester and the heating/cooling unit add prohibitive amounts of
inductance.
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Figure 16. Unit #1
IC
 vs. VCE Characteristics
0.5 A/div. vertical
0.2 V/div. horizontal
5 mA/step Ig
2 A/div. vertical
0.2 V/div. horizontal
10 mA/step In
1 /di , . vertical
0." V/div. horizontal
5 mA/step Ig
5 A/div. vertical.
0.2 V/div. horizontal
50 mA,/step Ig
10 A/div. vertical
0.2 V/div, horizontal
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Figure 17. Unit #2
IC
 vs. VCE Characteristics
tU A/div. vertical
0.2 V/div, horizontal
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Figure 18. Outline Drawing of Dual Transistor Assembly,
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IV. CONCLUSIONS
The dual transistor assembly has proven to be a sound approach to the
fabrication of a low saturation transistor device. VCE(sr.-) values of
less than 0.1 volt at 75 A I C have been achieved it room '.#^mperature
with the 100°C values only 30 to 40% higher (theory or . -ticts a 33%
rise if changes in gain a-e neglected). Additional advant-ages of the
dual transistor assembly are replaceability of chips and VBE(sat) values
considerably lower than the target value resulting in additional power
savings in inverter applications.
r
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